Patent Application
Attorney Docket No.: 57941.000062
Client Reference No.: RA001.2003.1.C.US

APPENDIX Q

A block diagram of the preferred input/output circuit for address/data/control lines is shown in Figure 10. circuitry is particularly well-suited for use in DRAM devices but it can be used or modified by one skilled in the art for use in other devices connected to the bus of this invention. consists of a set of input receivers 71, 72 and output driver 76 connected to input/output line 69 and 75 and circuitry to use the internal clock 73 and internal clock complement 74 to drive the input interface. The clocked input receivers take advantage of the synchronous nature of the bus. To further reduce the performance requirements for device input receivers, each device pin, and thus each bus line, is connected to two clocked receivers, one to sample the even cycle inputs, the other to sample the odd cycle inputs. By thus de-multiplexing the input [70]69 at the pin, each clocked amplifier is given a full 2 ns cycle to amplify the bus low-voltage-swing signal into a full value CMOS logic signal. Persons skilled in the art will recognize that additional clocked input receivers can be used within the teachings of this invention. For example, four input receivers could be connected to each device pin and clocked by a modified internal device clock to transfer sequential bits from the bus to internal device circuits, allowing still higher

Patent Application

Attorney Docket No.: 57941.000062

Client Reference No.: RA001.2003.1.C.US

external bus speeds or still longer settling times to amplify the bus low-voltage-swing signal into a full value CMOS logic signal.